



Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE
GUIDE

Results for "((layers and channel and rout* and pcb)<in>metadata)"

Your search matched 5 of 1351285 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

Modify Search

☐ Check to search only within this results set

Display
Format:

☒ Citation ☐ Citation & Abstract

Select All **Deselect All**

» Key

IEEE
JNL

IEEE Journal or Magazine

IEE
JNL

IEE Journal or Magazine

IEEE
CNF

IEEE Conference Proceeding

IEE
CNF

IEE Conference Proceeding

IEEE
STD

IEEE Standard

- ☐ 1. **Unconstrained via minimization for topological m**
Stallmann, M.; Hughes, T.; Liu, W.;
Computer-Aided Design of Integrated Circuits and Sy
Transactions on
Volume 9, Issue 9, Sept. 1990 Page(s):970 - 980
Digital Object Identifier 10.1109/43.59073
AbstractPlus | Full Text: [PDF\(1068 KB\)](#) IEEE JNL
Rights and Permissions
- ☐ 2. **Via minimization with associated constraints in th**
problem
Sung-Chuan Fang; Kuo-En Chang; Wu-Shiung Feng;
Circuits and Systems, 1990., IEEE International Symp
1-3 May 1990 Page(s):1632 - 1635 vol.2
Digital Object Identifier 10.1109/ISCAS.1990.112450
AbstractPlus | Full Text: [PDF\(352 KB\)](#) IEEE CNF
Rights and Permissions
- ☐ 3. **An efficient approach for via minimization in multi**
routing
Jong-Sheng Cherng; Sao-Jie Chen; Chia-Chun Tsai;
Custom Integrated Circuits Conference, 1995., Proce
IEEE 1995
1-4 May 1995 Page(s):473 - 476
Digital Object Identifier 10.1109/CICC.1995.518227
AbstractPlus | Full Text: [PDF\(380 KB\)](#) IEEE CNF
Rights and Permissions
- ☐ 4. **Physical layout automation for system-on-packag**
Ravichandran, R.; Minz, J.; Pathak, M.; Easwar, S.; S
Electronic Components and Technology, 2004. ECTC
Volume 1, 1-4 June 2004 Page(s):41 - 48 Vol.1
Digital Object Identifier 10.1109/ECTC.2004.1319313
AbstractPlus | Full Text: [PDF\(1096 KB\)](#) IEEE CNF

Rights and Permissions

- ☐ **5. Automatic Routing Algorithm for VLSI**
Andou, H.; Yamamoto, T.; Mori, Y.; Koike, Y.; Shouji, T.
Design Automation, 1985. 22nd Conference on
23-26 June 1985 Page(s):785 - 788
[AbstractPlus](#) | Full Text: [PDF\(368 KB\)](#) [IEEE CNF](#)
[Rights and Permissions](#)

[Help](#) [Cont](#)
[St](#)

© Copyright

Indexed by
 Inspec